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The main objective of this thesis is to compare and analyze two different high-
gain dc-dc power electronic converters based on coupled inductors and capacitor-diode 
multiplier cells. The idea of these converters is to integrate the solar energy with a 400V 
DC microgrid. DC microgrids are more efficient, less expensive, and more reliable 
compared to AC microgrids. They also favor the integration of renewable energy sources. 
With the growing need for the utilization of more renewable sources of energy, 
photovoltaic panels have become one of the trending technologies which convert the 
energy from the sun to a useable electrical power. But these panels produce a low dc 
output voltage which cannot directly be connected to the high voltage dc distribution of 
the grid. They require high-gain dc-dc converters suitable for converting the output 
voltage of the solar panels to the dc distribution grid voltage. The topologies studied in 
this thesis provide a high dc voltage gain suitable for this application. The other 
significant advantage of these topologies is a continuous input current which increases 
the effective utilization of the source. These converters can also be used in applications 
involving high gain dc-dc conversion such as fuel cells, and energy storage applications 
like ultracapacitors. In this thesis, the different operating modes of the two high-gain dc-
dc converters are explained in detail. Also, the voltage and current stresses seen by the 
components have been derived and power loss analysis is carried out for both the 
topologies. Recently, GaN switches have gained popularity for their higher efficiencies at 
higher switching frequencies, so this thesis also makes an attempt to compare Si to GaN 
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Symbol Description         
inV               Input Voltage 
outV                 Output Voltage 
 D             Duty Cycle 
 N             Turns Ratio of the coupled inductors 
  
1. INTRODUCTION 
1.1. ROLE OF HIGH GAIN DC-DC CONVERTERS 
With the growing interest in the field of DC microgrids and integration of 
renewable sources in power generation, the need for high gain DC-DC converters has 
become one of the most viable options as they would help in integrating solar energy. 
The main purpose of high gain DC-DC converters is to boost up the low voltage from the 
solar panel to high voltages which makes it feasible for connecting it to DC micro grids 
[1-3]. 
There have been many proposed topologies for high gain DC-DC converters in 
the literature [4-13]. But topologies with higher efficiency and lesser component stress is 
the optimal solution. In this regard, this thesis will focus on two high gain DC-DC 
converter topologies based on a coupled inductor boost converter with multiplier cells. 
The topologies discussed in this thesis are almost similar in operation except that one of 
them uses coupled inductors each with a core consisting of one primary winding and two 
secondary windings and the other with one primary winding and only one secondary 
winding. This thesis compares, explains various operating modes, and obtains voltage 
transfer ratio and component’s stress for both topologies. It also shows simulation results 
and hardware results. 
 
1.2. REVIEW OF HIGH-GAIN DC-DC CONVERTERS 
With the growing applications of high gain dc-dc converter, there have been many 
proposed high gain dc-dc converters in the literature. This section reviews few topologies 
to achieve high voltage gain. Figure 1.1 shows a a parallel diode clamped coupled 
inductor based boost converter.  
Topology shown in Figure 1.1 uses a center tapped coupled inductor. The primary 
winding is similar to a filter inductor and secondary winding acts as a voltage source in 
series with the power branch. Diode Dc is a clamp diode, which is used to dissipate 












, where N – is 




     Figure 1.1 Parallel diode clamped coupled inductor boost converter [14]         
                                      
The voltage stress across switch in this topology is same as the output voltage 
which is a major disadvantage for applications involving high voltage gain. Figure 1.2 






























Topology shown in Figure 1.2 consists of a coupled inductor based interleaved 
boost converter with three windings on the coupled inductors. The voltage transfer ratio 








, where N – is the secondary to primary turns ratio of 
coupled inductor, D- is the duty ratio of switches. Because of interleaving of two boost 




 . High-gain DC-DC converters can also be designed by adding voltage lift cells to a 
basic boost converter to achieve high output voltage. By using an elementary Luo 
converter [16] and connecting two such cells in series a higher voltage transfer ratio can 




                         Figure 1.3 Elementary additional circuit 
 
The principle of operation of this topology is charging capacitors in parallel and 
discharging them in series to achieve a higher voltage gain at the output. The voltage 










. As there are lot of capacitors and diodes being used in this 
topology, it results in high cost and low efficiency. Another similar topology based on 
voltage lift cell is as depicted in Figure 1.4 [17]. The voltage transfer ratio of this 























One topology of interest based on voltage lift cell is as shown in Figure 1.5 [18]. 
In this, a voltage multiplier cell used in AC voltage lift applications is introduced. Small 
Lr in the multiplier cell helps in zero current switching (ZCS) of the diodes. The voltage 










, where M represents number of voltage 
multiplier cells. The efficiency of this topology is good according to [18]. But the 
efficiency is not good for high voltage applications. Other methods used to achieve a high 
voltage gain are based on a coupled inductor based boost converter interleaving which is 





                          Figure 1.4 Hybrid Step up converter switching structure 
 
Figure 1.6 shows another edition of voltage multipliers for boost converters. This 
topology has an interleaved coupled inductor based boost converter on the front end and a 
capacitor diode multiplier cell on rear end which is charged and discharged to achieve 










, where N is 
the secondary to primary turns ratio of the coupled inductor and D is the duty ratio of the 


















                        Figure 1.5 Boost converter with voltage multiplier cell 
   
 
 
    Figure 1.6 Interleaved boost converter with voltage multiplier cell 
 
 The schematic of an interleaved coupled inductor boost converter [4] is as shown 










. Because of interleaving of 





























across switches is 
𝑉𝑖𝑛
1−𝐷
. The coupled inductor secondary windings on the rear end produce 




          Figure 1.7 Interleaved coupled inductor boost converter 
 
An interleaved boost converter with intrinsic voltage-doubler characteristic [20] 
topology works on the principle of charging and discharging capacitor C1 as one of the 
switches is always ON over a switching cycle. There is a 180 degrees phase displacement 
between the pulses given to active switches. This creates a doubling effect of boost 










This voltage gain of the converter is not suitable for high voltage gain applications. The 
schematic of this topology is as shown in Figure 1.8. 
The focus of application in this thesis is integration of solar energy to a 400V DC 
microgrid. In this regard, two new topologies were proposed based on a coupled inductor 
based interleaved boost converter concept. These topologies have higher voltage gain, 
continuous input current and less voltage stress across switches when compared to other 
















    
            
        Figure 1.8 Interleaved boost converter with intrinsic voltage-doubler characteristics 
 
 Because of these features, they are the best topologies that can be used in the 
focus of application being discussed in this thesis. So, this thesis performs analysis and 
comparison of these two proposed topologies. 
  
1.3. INTERLEAVED COUPLED INDUCTOR BASED BOOST CONVERTER 
       WITH TWO SECONDARY WINDINGS (TOPOLOGY 1)  
 Figure 1.9 is an interleaved coupled inductor based boost converter with a 
multiplier cell. It basically consists of an interleaved boost converter at the front end that 






 and coupled inductor secondary 
windings that are connected in series with a capacitor. This capacitor is used to charge 
and discharge every switching cycle to boost up the interleaved boost converter output 
further. The other basic principle in switching pattern is that the pulses to switches S1 and 





















modes, component’s stress, simulation and hardware results are discussed in the latter 
























                       Figure 1.9. Schematic diagram of topology1 
 
1.4. INTERLEAVED COUPLED INDUCTOR BASED BOOST CONVERTER 
       WITH ONE SECONDARY WINDING (TOPOLOGY 2) 
 The schematic of topology 2 is almost similar to that of topology 1 except that the 
coupled inductors have only one secondary winding. Even operating principle of this 
topology is the same as topology 1 but the transfer ratio of this is less when compared to 
topology 1 for a particular duty cycle. The voltage transfer ratio of this topology is
2N+2






 , where N is the turns ratio of coupled inductor.  Figure 1.10 shows 
the schematic of topology 2.  
 In Figures 1.9 and 1.10, a body diode of the MOSFET is shown but it will not be 


























                          Figure 1.10. Schematic diagram of topology 2 
 
1.5. OPERATING MODES 
1.5.1. Operating modes of Topology 1. The basic operating modes are explained 
in this section for topology 1. The other operating modes includes only the transient 
dissipation of leakage energy in to the clamp circuit. The clamp circuit consists of 1CD , 
2CD  , cC components 
Mode 1 
 In this mode, both switches 1S  and 2S  are ON, this charges inductors 1L  and 2L  
respectively. This is similar to the boost converter operation when switch is ON. During 
this mode, the load is supplied by the output capacitor. Figure 1.11 shows the circuit 
operation in Mode 1. 
Mode 2 
This mode starts when switch 1S  is turned OFF while 2S  remains ON. The 
current through 2L  keeps increasing but the current through 1L  starts decreasing and 
charges the output capacitor through 1C  and 2D . Figure 1.12 shows the circuit operation 








This mode starts when switch 1S  is ON and 2S  is OFF. During this mode, 
inductor 1L  charges and 2L  discharges to charge capacitor 1C  through lower and upper 


























                      Figure 1.11. Topology 1 operating mode 1 
 
1.5.2. Operating Modes of topology 2. Mode 1.This mode is similar to mode 1 
of topology 1, both inductors 1L  & 2L  are charged through 1S , 2S  respectively. Figure 
1.14 shows the circuit operation in Mode 1. 
Mode 2 
In this mode, 1S  is OFF and 2S  is ON. The current through inductor 2L  increases 
and the current through 1L  discharges through 1C and diode 2D to charge the output 
capacitor. The stored energy in inductor 1L  and capacitor 1C  is used to boost up the 
output voltage. Figure 1.15 shows the circuit operation in Mode 2. Capacitor cC  is 



























                      Figure 1.12. Topology 1 operating mode 2 
 
Mode 3 
This mode starts when 1S  is ON & 2S  is OFF. In this mode, capacitor cC  
discharges through the darkened path and charges capacitor 1C . During the same, the 











































































































2. COMPONENT’S STRESS IN TOPOLOGIES 1 & 2 
2.1. THEORETICAL ANALYSIS 
For theoretical analysis of components stress, the analysis is carried out on 
topology 1 as both the topologies are almost similar except that in topology 2, there is 
only one secondary winding for coupled inductors. While deducing the equations for 
topology 2 from topology 1 the windings from cC  to anode of diode 1D are considered 
not to exist. Figure 2.1 shows the schematic of topology 1. 
























                         Figure 2.1. Schematic diagram of topology1 
 
Topology above has various components as show in the circuit diagram. In 
designing a power converter sizing of components is one of the main requirements which 
require components stress in selecting the optimal device. The stress across components 




2.2.1. Voltage Across Capacitor 1C : The voltage across 1C  can be analyzed by 































                        Figure 2.2. Topology 1 operating mode 3 
 
In the above loop, by applying KVL ,  































                        (2.2) 
Voltage across the top inductor with dotted representation in the circuit is inV  as 
inductor 1L  is charging. 
12 13 inV V N V                                                                                                              (2.3) 
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  (2.4) 
2.2.2. Voltage Across Capacitor C. The voltage across C can be analyzed by 
using mode 2 of topology 1.  This is also the voltage transfer ratio of the converter. 
































                        Figure 2.3. Topology 1 operating mode 2 
 
Applying KVL in the above loop,  
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2.2.3. Voltage Across MOSFET. The voltage across switches when they are 








2.2.4. Voltage Across Diode D2. The voltage across diode D2 is maximum in 
operation mode 3. The voltage stress can be analyzed from Figure 2.4 which shows the 



































2dV = (Voltage at the node where C1, D1 are connected – output voltage) 
2 1 23 12( )
(2 1) (3 2)
     = 
1 1 1
(2 1)
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2.2.5. Voltage Across Diode D1 . Diode D1 experiences maximum stress in 
mode 2. The analysis in mode 2 is as shown in Figure 2.5.   
1 22 13( )d cc cV V V V V     
1 22 13
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2.3. VOLTAGE STRESS OF COMPONENTS IN TOPOLOGY 2 
Topology 2 is almost similar to topology 1 in analysis.  The following section 
shows the derivation of the voltage stress for various components in the circuit.  
2.3.1. Voltage Across Capacitor C1. The voltage across capacitor C1 can be 
analyzed from mode 3 operation of topology 2 as shown in Figure 2.6.    
In the below loop, by applying KVL , 









































, as it is the output of a interleaved boost converter 
2







V N V V N N V
N D
   
        
   
 
12 inV N V   














   
        








2.3.2.  Voltage Across Capacitor C. Mode 2 of topology 2 is used to analyze 






























                        Figure 2.7. Topology 2 operating mode 2 
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2.3.3. Voltage Across MOSFET. The voltage across switches when they are 








2.3.4. Voltage Across Diode D2.  Mode 3 of topology 2 is used to analyze the 






























                        Figure 2.8. Topology 2 operating mode 3 
 
2dV = (Voltage at the node where 1C , 1D  are connected – output voltage) 
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2.3.5. Voltage Across Diode D1. Mode 2 of topology 2 is used to analyze voltage 
across diode 1D  as shown in Figure 2.9. 
1
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                        Figure 2.9. Topology 2 operating mode 2 
 
2.4. COMPARISON OF VOLTAGE STRESS IN BOTH TOPOLOGIES 1 
       AND 2 
Based on the analysis shown in before sections, a comparison of voltage stress 
across various components is tabulated as shown below in Table 2.1.  
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2.5. CURRENT STRESS OF COMPONENTS IN TOPOLOGY 1 
This section describes some work about current equations of components in 
topology 1 which is one of the main requirements of component selection. The rms and 
average current equations are analyzed. In analysis of current equations for both the 
topologies 1 and 2, it is assumed that there is no leakage inductance (without clamp) and 
the duty ratios of both the upper and lower switches as the same. 
2.5.1. Magnetizing Currents of  Inductors. m1 (L and m2 L ) : Mode 3 is used to 
explain the derivation of these currents. In this mode of operation, when 1 S  is ON and
2 S  is OFF, the value of the current flowing through lm2I will be  
d1<I >
(1-D)
, because of this 






, therefore the average value of inductor 2 magnetizing current is 
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On assuming 1 2 1 2L = L  = L and D  = D  = D , in operating mode 1, the voltage across 









. The rms values of inductor 
magnetizing currents can be found from the equations as under 
2
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2.5.2. Inductor Coil Currents. 1 2(L  and L )  Inductor coil average currents for 
various periods during the switching cycle is as shown below 
1 min 1 min
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The rms values of the above currents can be calculated by applying the rms 




2.5.3. Switch Currents. 1 2(S  and S )  Switch average currents for various periods 
during the switching cycle is as shown below 
1 min 1 min
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The rms values of the above currents can be calculated by applying the rms 
equation in the given periods over a switching period. 
2.5.4. Diode Currents. ( 1D  & 2D ) The average current values of diodes 1`D & 
2D  is equal to the load current. From above, the peak value of diode current will be 
oI
(1-D)




2.5.5. Capacitor C1 Current. Capacitor current is same as diode 1`D & 2D  
currents while charging and discharging respectively, as capacitor discharges when diode 
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2.6. CURRENT STRESS OF COMPONENTS IN TOPOLOGY 2 
Similar to the work shown in the above section, this section will describe about 
various current equations of the components in topology 2. 
2.6.1. Magnetizing Currents of Inductors. m1 m2(L and L )  Mode 3 is used to 
explain the derivation of these currents. In this mode of operation when 1 S  is ON and
2 S  OFF, the average value of current flowing through lm2I will be  
d1<I >
(1-D)
, because of 
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On assuming 1 2 1 2L = L  = L and D  = D  = D , in operating mode 1, the voltage across 









. The rms values of inductor magnetizing 
currents can be found from the equations as under 
2
2


















2.6.2. Inductor Coil Currents. 1 2(L  and L )  Inductor coil average currents for 
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The rms values of the above currents can be calculated by applying the rms 
equation in the given periods over a switching period. 
2.6.3. Switch Currents. 1 2(S  and S )  Switch average currents for various periods 
during the switching cycle is as shown below 
1 min 1 min
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The rms values of the above currents can be calculated by applying the rms 
equation in the given periods over a switching period. 
2.6.4. Diode Currents. 1 2(D  and D )  The average current values of diodes D1 & 
D2 is equal to the load current. From above, the peak value of diode current will be 
oI
(1-D)




2.6.5. Capacitor 1C  Current. Capacitor current is same as diode 1D  & 2D  
currents while charging and discharging respectively, as capacitor discharges when diode 
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2.7. COMPARISON OF CURRENT STRESS IN BOTH THE TOPOLOGIES 1 & 2 
Based on the analysis shown in before sections, a comparison of current stress 
across various components is tabulated as shown below in Table 2.2.  
 
                                   Table 2.2 Current stress comparison 
S.No Component 
Current Stress 




                                   Table 2.2 Current stress comparison (Contd.) 
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2.8. COMPARISON OF SIMULATION RESULTS WITH THEORETICAL 
       ANALYSIS 
To validate the theoretically analyzed voltage and current stress equations, a 
comparison study with simulated values is discussed in this section. The comparison is 
performed at two different output powers 400W and 200W to focus on derived equations 
validity for various conditions. The specifications used for output power 400W are as 
tabulated in Table 2.3. Also Table 2.4, Table 2.5, Table 2.7, and Table 2.8 shows the 
results of theoretical to simulation results of voltage and current stress of components at 
400W and 200W respectively.  
 
                           Table 2.3 Simulation inputs for output power 400W 
 Topology 1 Topology 2 
inV  20V 20V 
outV  400V 400V 
outR  400Ω 400Ω 




                     Table 2.3 Simulation inputs for output power 400W (Contd.) 
swf  100kHz 100kHz 
L 50µH 50µH 
N 1 1.5 
oI  1A 1A 
inI  20A 20A 
 
 
       Table 2.4 Voltage stress comparison of theoretical to simulation results at 400W  
 
Voltage Stress (V) 
Topology1 
Voltage Stress (V) 
Topology2 
 Theoretical Simulated Theoretical Simulated 
     1cV  240 240 200 199.9 
   _sw pkV  80 80 80 80 
    1 _D pkV  400 400 320 320 
    2 _D pkV  240 240 320 320 
        oV  400 400 400 400 
 
 
     Table 2.5 Current stress comparison of theoretical to simulation results at 400W 
 
Current Stress (A) 
Topology1 
Current Stress (A) 
Topology2 
      1 _lm avgI  8 8 14 13.93 










Table 2.5 Current stress comparison of theoretical to simulation results at 400W (Contd.) 
       1lm rmsI  8.05 8.05 14.03 13.95 
       2lm rmsI  12.03 12.03 6.06 6.16 
      1 _s avgI  9 9 13 13 
      2 _s avgI  10 10 6 5.96 
        1s rmsI  11.52 11.52 15.58 15.56 
2s rmsI  11.68 11.68 7.38 7.4 
1 _d avgI  1 1 1 1 
2 _d avgI  1 1 1 1.02 
1d rmsI  2 2 2 2.02 
2d rmsI  2 2 2 2.1 
1c rmsI  2.83 2.84 2.83 2.99 
  _l ripplei             3           3            3           3 
1 _l avgI            9            9            13            13.98 
2 _l avgI           11          11            6             5.97 





The specifications for the second iteration i.e. at output power 200W is as shown 
in Table 2.6. 
 
                       Table 2.6 Simulation inputs for output power 200W 
 Topology 1 Topology 2 
inV  20V 20V 
outV  400V 400V 
outR  800Ω 800Ω 
D 0.75 0.75 
swf  100kHz 100kHz 
L 50µH 50µH 
N 1 1.5 
oI  1A 1A 
inI  10A 10A 
 
 
           Table 2.7 Voltage comparison of theoretical to simulation results at 200W 
 
       Voltage Stress (V) 
Topology1 
Voltage Stress (V) 
Topology2 
 Theoretical Simulated Theoretical Simulated 
    1cV  240 240 200 199.9 
   _sw pkV  80 80 80 80 
    1 _D pkV  400 400 320 320 
    2 _D pkV  240 240 320 320 








      Table 2.8 Current stress comparison of theoretical to simulation results at 200W 
 
Current Stress (A) 
Topology1 
Current Stress (A) 
Topology2 
 
1 _lm avgI  
4 4 7 6.82 
2 _lm avgI  6 6 3 2.89 
 
1lm rmsI  
4.09 4.1 7.05 6.87 
 
2lm rmsI  
6.06 6.06 3.12 3.03 
 
1 _s avgI  
4.5 4.5 6.5 6.53 
 
2 _s avgI  
5 5 3 2.93 
 
1s rmsI  
5.79 5.8 7.82 7.88 
2s rmsI  5.87 5.87 3.74 3.68 
1 _d avgI  0.5 0.5 0.5 0.49 
2 _d avgI  0.5 0.5 0.5 0.43 
1d rmsI  1 1 1 1.04 
2d rmsI  1 1 1 0.98 
1c rmsI  1.41 1.44 1.41 1.48 
_l ripplei  3 3 3 3 
1 _l avgI  4.5 4.5 6.5 7.15 
2 _l avgI  5.5 5.5 3 2.96 
1l rmsI  5.05 5.06 7.15 7.5 




2.9. COMPARISON OF SIMULATION TO PRACTICAL WAVEFORMS IN  
       BOTH THE TOPOLOGIES 
This section shows various practical and simulated waveforms for both topologies 
1 and 2. In order to perform practical testing, a hardware set up was built and various 
waveforms are captured.  
2.9.1. Topology 1. This section shows practical and simulated waveforms for 
topology 1. The parameters of the hardware prototype to capture practical waveforms are 
as shown in Table 2.9.1. 
 

















N swf  
(kHz) 
 
20 11.36 400.7 796 0.503 227.2 201.5 1.4 50 
 
 
In Figure 2.10, each voltage division is 50V and total number of divisions is 8. 
So, the output voltage is 8 50 400V  . Figure 2.10 and Figure 2.11 shows the practical 
and simulated output voltage waveforms for topology1.                   
In Figure 2.12, each voltage division is 50V and total number of divisions is 
around 4.8. So, capacitor 1C  voltage is 5 50 250V  . Figure 2.12 and Figure 2.13 shows 















   
 
























In Figure 2.14, each voltage division is 10V and total number of divisions is 7.2. 
So, capacitor cC  voltage is 7.2 10 72V  . Figure 2.14 and Figure 2.15 shows the 
















The below waveform across diode 1D  was measured with positive terminal of the 
probe connected to cathode and negative to anode, hence the waveform above is positive.  
The ringing in the waveform is because of leakage inductance and parasitics and may 
also be because of loop inductance while measuring the waveform.   
In Figure 2.16, each voltage division is 100V and total number of divisions is 4.5. 
So, diode 1D  peak voltage is 4.3 100 430V  . Figure 2.16 and Figure 2.17 shows the 






                       Figure 2.16. Practical waveform of 1dV  for topology 1 
 








The below waveform across diode 2D  was measured with positive terminal of the 
probe connected to cathode and negative to anode, hence the waveform above is positive.  
The ringing in the waveform is because of leakage inductance and parasitics and may 
also be because of loop inductance while measuring the waveform.   
In Figure 2.18, each voltage division is 50V and total number of divisions is 4.8. 
So, diode 2D  peak voltage is 4.8 50 240V  . Figure 2.18 and Figure 2.19 shows the 
practical and simulated waveforms for voltage across diode 2D  for topology 1. 
 














In Figure 2.20, each voltage division is 20V and total number of divisions is 3.2. 
So, switch peak voltage is 3.2 20 64V  . The voltage spike is because of leakage 
inductance in the circuit during turn-off of switch. Figure 2.20 and Figure 2.21 shows the 






                        Figure 2.20. Practical waveform of 1dsV for topology 1 









In Figure 2.22, each voltage division is 20V and total number of divisions is 3.2. 
So, switch peak voltage is 3.2 20 64V  . The voltage spike is because of leakage 
inductance in the circuit during turn-off of switch. Figure 2.22 and Figure 2.23 shows the 
practical and simulated waveforms for voltage across switch S2 for topology 1. 
 














In Figure 2.24, each voltage division is 2A and total number of divisions is 6.4. 
So, peak input current is 7 2 14A  . Figure 2.24 and Figure 2.25 shows the practical and 
















The ringing in the circuit is mainly because of parasitics. In Figure 2.26, each 
voltage division is 2A and peak of above current is 5.6 divisions. So, 2L  peak primary 
inductor current is5.6 2 11.2A  . Figure 2.26 and Figure 2.27 shows the practical and 
















The ringing in the circuit is mainly because of parasitics. In Figure 2.28, each 
voltage division is 2A and peak of above current is 6.4 divisions. So, 1L  peak primary 
inductor current is 6.4 2 12.8A  . Figure 2.28 and Figure 2.29 shows the practical and 
















The ringing in the circuit is mainly because of parasitics. In Figure 2.30, each 
voltage division is 2A and peak of above current is 7.8 divisions. So, 1S  peak current is 
7.8 2 15.6A  . Figure 2.30 and Figure 2.31 shows the practical and simulated 
















The ringing in the circuit is mainly because of parasitics. In Figure 2.32, each 
voltage division is 2A and peak of above current is 5.6 divisions. So, 2S  peak current is 
5.6 2 11.2A  . Figure 2.32 and Figure 2.33 shows the practical and simulated 
















In Figure 2.34, each voltage division is 1A and peak of above current is 2.8 
divisions. So, 1C  peak current is 2.8 1 2.8A  . Figure 2.34 and Figure 2.35 shows the 
















In Figure 2.36, each voltage division is 0.5A and peak of above current is 5.4 
divisions. So, 1D  peak current is 5.4 0.5 2.7A  . Figure 2.36 and Figure 2.37 shows the 
















2.9.2. Topology 2. This section shows practical and simulated waveforms for 
topology 2. The parameters of the hardware prototype to capture practical waveforms are 
as shown in Table 2.9.2. 
 
                         Table 2.9.2 Hardware parameters for topology 2 
inV  
(V) 
inI   
(A) 




oI   
(A) 




N swf  
(kHz)  
 
20 11.52 400 795 0.503 230.4 201.2 1.4 50 
 
 
In Figure 2.38, each voltage division is 50V and total number of divisions is 8. 
So, the output voltage is 8 50 400V  . Figure 2.38 and Figure 2.39 shows the practical 
and simulated waveforms of output voltage for topology 2. 
 













                       Figure 2.39. Simulated waveform of outV  for topology 2 
 
In Figure 2.40, each voltage division is 50V and total number of divisions is 
around 4. So, capacitor 1C  voltage is 4 50 200V  . Figure 2.40 and Figure 2.41 shows 















                        Figure 2.41. Simulated waveform of 1cV  for topology 2 
 
In Figure 2.42, each voltage division is 25V and total number of divisions is 3.6. 
So, capacitor cC  voltage is 3.6 25 90V  . Figure 2.42 and Figure 2.43 shows the 















                        Figure 2.43. Simulated waveform of ccV  for topology 2 
 
The below waveform across diode 2D  was measured with negative terminal of 
the probe connected to cathode and positive to anode, hence the waveform above is 
negative.  The ringing in the waveform is because of leakage inductance and parasitics 
and may also be because of loop inductance while measuring the waveform. In Figure 
2.44, each voltage division is 50V and total number of divisions is 6.2. So, diode 2D  peak 
voltage is 6.2 50 310V  . Figure 2.44 and Figure 2.45 shows the practical and simulated 
waveforms of diode 2D voltage for topology 2.      
The below waveform across diode 1D  was measured with negative terminal of 
the probe connected to cathode and positive to anode, hence the waveform above is 
negative.  The ringing in the waveform is because of leakage inductance and parasitics 
and may also be because of loop inductance while measuring the waveform. In Figure 
2.46, each voltage division is 50V and total number of divisions is 6.2. So, diode 1D  peak 
voltage is 6.2 50 310V  . Figure 2.46 and Figure 2.47 shows the practical and simulated 


































In Figure 2.48, each voltage division is 20V and total number of divisions is 4.2. 
So, peak switch voltage is 4.2 20 84V  . The voltage spike is because of leakage 
inductance in the circuit during turn-off of switch. Figure 2.48 and Figure 2.49 shows the 
















In Figure 2.50, each voltage division is 20V and total number of divisions is 4.2. 
So, peak switch voltage is 4.2 20 84V  . The voltage spike is because of leakage 
inductance in the circuit during turn-off of switch. Figure 2.50 and Figure 2.51 shows the 
practical and simulated waveforms of switch ds2 V  voltage for topology 2.       
 














In Figure 2.52, each voltage division is 2A and total number of divisions is 7.6. 
So, peak input current is 7 2 14A  . Figure 2.52 and Figure 2.53 shows the practical and 
















The ringing in the circuit is mainly because of parasitics. In Figure 2.52, each 
voltage division is 2A and peak of above current is 4.8 divisions. So, 2L  peak primary 
inductor current is 4.8 2 9.6A  . Figure 2.54 and Figure 2.55 shows the practical and 
















The ringing in the circuit is mainly because of parasitics. In Figure 2.56, each 
voltage division is 2A and peak of above current is 5.8 divisions. So, peak 1L  primary 
inductor current is 5.8 2 11.6A  . Figure 2.56 and Figure 2.57 shows the practical and 
















The ringing in the circuit is mainly because of parasitics. In Figure 2.58, each 
voltage division is 2A and peak of above current is 7.6 divisions. So, peak 1 S  current is 
7.6 2 15.2A  . Figure 2.58 and Figure 2.59 shows the practical and simulated 
















The ringing in the circuit is mainly because of parasitics. In Figure 2.60, each 
voltage division is 2A and peak of above current is 4.6 divisions. So, peak 2 S  current is 
4.6 2 9.2A  . Figure 2.60 and Figure 2.61 shows the practical and simulated waveforms 















In Figure 2.62, each voltage division is 1A and peak of above current is 3.2 
divisions. So, 1C  peak current is 3.2 1 3.2A  . Figure 2.62 and Figure 2.63 shows the 
















In Figure 2.64, each voltage division is 0.5A and peak of above current is 6.8 
divisions. So, 1D  peak current is 6.8 0.5 3.4A  . Figure 2.64 and Figure 2.65 shows the 
















3. POWER LOSS ANALYSIS IN TOPOLOGIES 1 AND 2 AND VARIATION OF 
EFFICIENCY WITH COUPLED INDUCTOR TURNS RATIO 
3.1. POWER LOSS ANALYSIS IN TOPOLOGIES 1 & 2 
Based on the average and RMS current equations for all the components, a power 
loss analysis is carried out for both the topologies and the results are discussed in this 
section.  The analysis is carried out with the below mentioned parameters for the 
converter in topology 1. The percentage and breakdown of losses in topology 1 are as 
mentioned in Figure 3.1 and Table 3.2 respectively. The parameters used for power loss 
analysis in topology 1 are as shown in Table 3.1. 
 







































                                  Table 3.2.Breakdown of losses in Topology 1 
Component Power Loss (W) 
MOSFET (S1) Conduction losses – 0.99 
Switching losses – 0.204 
Total losses – 1.20 
MOSFET (S2) Conduction losses – 1.023 
Switching losses – 0.204 
Total losses – 1.23 
Output diode (D2) Conduction losses – 2.23 
Diode (D1) Conduction losses – 1.37 
Inductor (L1) Conduction losses – 11.3 
Inductor (L2) Conduction losses – 15.17 
 Total losses in topology 1 are 32.49 
 
 
The equation used for switching losses of MOSFET is 
21 1( ( )) ( )
2 2
sw Lavg s off on sw oss sP I V t t f C V         , where LavgI is the new average current 
through switch, offt and ont are switch turn-on and turn-off  times, and sV  is switch 
voltage. Similar to the analysis shown above for topology 1, based on the theoretical 
equations of currents, the power losses are as shown in topology 2. The parameters used 
for power analysis are as tabulated in Table 3.3. The percentage and breakdown of losses 
in topology 2 are as mentioned in Figure 3.2 and Table 3.4 respectively. 
 
























                                   Figure 3.2.Power Loss Analysis in Topology 2 
 
The breakdown of the losses in topology 2 is as shown below 
 
                    Table 3.4. Breakdown of losses in Topology 2 
Component Power Loss (W) 
MOSFET (S1) Conduction losses – 1.82 
Switching losses – 0.204 
Total losses – 2.02 
MOSFET (S2) Conduction losses – 0.41 
Switching losses – 0.204 
Total losses – 0.613 
Output diode (D2) Conduction losses – 1.1 
Diode (D1) Conduction losses – 1.9 
Inductor (L1) Conduction losses – 20.8 
Inductor (L2) Conduction losses – 6.44 
 Total losses in topology 2 is 32.88 
 
Switch S1 














3.2. EFFECT OF N RATIO ON EFFICIENCY 
In order to study the variation of efficiency with coupled inductors turns ratio N, a 
practical testing has been carried out and the results of the respective tests are discussed 
in this section of the thesis. To carry out these tests with different turns ratio of coupled 
inductor, we have designed coupled inductors by varying the turns on the secondary side. 
All this analysis was carried out for topology 1. 
 
Measurements from LCR meter (“Design#1”) 
2L   
Primary: 0.15 Ω, 57µH 
Secondary1: 0.12 Ω, 59.3µH 
Secondary2:0.14 Ω, 60.1µH 
1L  
Primary: 0.14 Ω, 61.1H 
Secondary1: 0.15 Ω, 58.4µH 
Secondary2: 0.12 Ω, 57.6µH 
No of turns on primary - 20 
No of turns on each secondary – 20 
Type of winding – Simultaneously wound primary and two secondary’s 
Wire gauge used – 22AWG for both primary & secondary, with two 22AWG in parallel 
for primary and single 22AWG for two secondary windings. ( pN  = sN ) 
 
Measurements from LCR meter (“Design#2”) 
2L  
Primary: 0.12 Ω, 62.3µH 
Secondary1: 0.3Ω, 89.02µH 
Secondary2:0.32Ω, 89.5µH 
1L  
Primary: 0.13Ω, 66.4H 
Secondary1: 0.48Ω, 96µH 




No of turns on primary - 20 
No of turns on each secondary – 24 
Type of winding – Simultaneously wound primary and two secondary’s 
Wire gauge used – 22AWG for both primary & secondary, with two 22AWG in parallel 
for primary and single 22AWG for two secondary windings. ( pN  = 1.2* sN ) 
 
Measurements from LCR meter (“Design#3”) 
2L  
Primary: 0.14Ω, 68.51µH 
Secondary1: 0.89Ω, 139.8µH 
Secondary2:0.82Ω, 138.6µH 
1L  
Primary: 0.12Ω, 62.16µH 
Secondary1: 0.8Ω, 128.5µH 
Secondary2: 0.77Ω, 127.28µH 
No of turns on primary - 20 
No of turns on each secondary – 28 
Type of winding – Simultaneously wound primary and two secondary’s 
Wire gauge used – 22AWG for both primary & secondary, with two 22AWG in parallel 
for primary and single 22AWG for two secondary windings. ( pN  = 1.4* sN ) 
 
Measurements from LCR meter (“Design#4”) 
2L  
Primary: 0.14Ω, 71.8µH 
Secondary1: 0.95Ω, 149.35µH 
Secondary2: 0.93Ω, 148.42µH 
1L  
Primary: 0.2Ω, 69.32µH 
Secondary1: 1.13Ω, 147.96µH 
Secondary2: 1.08Ω, 146.88µH 




No of turns on each secondary – 32 
Type of winding – Simultaneously wound primary and two secondary’s 
Wire gauge used – 22AWG for both primary & secondary, with two 22AWG in parallel 
for primary and single 22AWG for two secondary windings. ( pN  = 1.6* sN ) 
 
Measurements from LCR meter (“Design#5”) 
2L  
Primary: 0.13Ω, 64µH 
Secondary1: 1.72Ω, 207µH 
Secondary2:1.77Ω, 209.8µH 
1L  
Primary: 0.12Ω, 63.9µH 
Secondary1: 1.72Ω, 198µH 
Secondary2: 1.78Ω, 199µH 
No of turns on primary - 20 
No of turns on each secondary – 36 
Type of winding – Simultaneously wound primary and two secondary’s  
Wire gauge used – 22AWG for both primary & secondary, with two 22AWG in parallel 
for primary and single 22AWG for two secondary windings. ( pN = 1.8* sN ) 
 
Measurements from LCR meter (“Design#6”)  
2L   
Primary: 0.15Ω, 65.3µH 
Secondary1: 2Ω, 246.4µH 
Secondary2:2.1Ω, 248.3µH 
1L  
Primary: 0.14Ω, 63.9H 
Secondary1: 2.1Ω, 250.1µH 
Secondary2: 2.04Ω, 246.8µH 
No of turns on primary - 20 




Type of winding – Simultaneously wound primary and two secondary’s 
Wire gauge used – 22AWG for both primary & secondary, with two 22AWG in parallel 
for primary and single 22AWG for two secondary windings. ( pN  = 2* sN ) 
From the results shown in Table 3.5, it can be observed that the efficiency of the 
converter by varying the turns ratio of coupled inductor was almost found to be same and 
the slight difference in efficiencies may be because of measurement error. 
 









Io (A) Pin 
(W) 






1 19.87 11.52 401.4 0.502 228.78 201.65 88.14 1:1 75.15 
2 19.87 11.23 401.1 0.502 223.14 201.35 90.23 1:1.2 72.6 
3 19.87 11.37 401.7 0.503 225.92 201.95 89.39 1:1.4 70.1 
4 19.87 11.33 401.3 0.502 225.12 201.55 89.53 1:1.6 69.5 
5 19.87 11.39 401.3 0.502 226.31 201.55 89.06 1:1.8 66.8 




4. EFFICIENCY ANALYSIS OF THE CONVERTER BY USING SILICON TO 
GALLIUM NITRIDE MOSFETs 
4.1. GaN TECHNOLOGY 
GaN stands for Gallium Nitride. It is a binary III /V direct binary band gap semi-
conductor. Its wide band gap of 3.4eV makes it possible to be used in applications 
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Gate
Lc = 0.3 to 3um
Lgs = 0.3 to 1um
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Lc = 0.3 to 3um
 
 
                                    Figure 4.1.Device structure of GaN [21-22] 
 
The high conductivity of the GaN device is because of the strain differences 
between two materials GaN and AlGaN. This strain differences at the interface between 
GaN and AlGaN gives rise to piezo effect which creates a high concentration of electrons 
in a confined space [23-24].  The comparison of Si, SiC and GaN materials are as shown 
below in the Table 4.1.   
 
              Table 4.1.Material properties comparison (www.microsemi.com) [25] 
Materials property Si SiC-4H GaN 
Band gap (eV) 1.1 3.2 3.4 
Critical field 
610 V/cm  
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Electron saturation 
velocity 
6(10 cm/sec)  





1.5 5 1.3 
               
 
The parameters used by the researchers while comparing various materials so 
called the types of Figure of Merits (FOMs) [26] are as mentioned below 
 Rectifier FOM/conduction FOM 
It is given by the formula, ( )dson gR Q   
 Switching FOM 
It is given by the formula, ( )dson gdR Q  
In order to study the improvement in efficiency of the converter by using GaN 
MOSFET compared to Si based device, a practical testing is carried out in a prototype of 
both the topologies 1 and 2 by changing only the MOSFET in the test set-up. For a 
common comparison platform, a 600V GaN based MOSFETs and a 600V Si based 
MOSFETs are selected. 
Comparison of FOM based on datasheets is as under 
 EPC2010 (200V, 12A) - dsonR = 25mΩ, gQ = 7.5nC, gdQ = 2.6nC 
FOM conduction = 
101.875 10 , FOM switching = 
116.5 10    
 TPH3006PS (600V, 17A) - dsonR = 150mΩ, gQ = 9.3nC, gdQ = 2.2nC 
FOM conduction = 
91.395 10 , FOM switching = 
103.3 10    
 IPA075N15N3G (150V, 43A) - dsonR = 7.5mΩ, gQ = 93nC, gdQ = 11nC 
FOM conduction = 
106.975 10 , FOM switching = 




 IPA075N15N3G (150V, 50A) - dsonR = 20mΩ, gQ = 31nC, gdQ = 6nC 
FOM conduction = 
106.2 10 , FOM switching = 
101.2 10   
Usually the GaN HEMT devices are normally ON devices. As a circuit designer 
this not a desired feature so in order to make this normally OFF a cascade connection is 
being used to manufacture normally-off GaN device. In this cascade connection a low 
voltage Si based normally OFF NMOS device is connected in series so that the GaN 
HEMT is normally off [27]. But the performance characteristics by adding this feature 
degrade the actual performance of the GaN device. The devices used in the hardware 
prototype are a normally-off device. Figure of the Normally Off type switch is as shown 
Figure 4.2 [28]. 
 
                            
                   Figure 4.2. Normally OFF GaN used in the prototype [28] 
 
4.2. CHALLENGES WITH GaN [24] 
Some of the challenges while dealing with GaN devices could be high switching 
speed capability, so parasitic is one other serious problem to be dealt about and as the 
thermal conductivity of GaN is less when compared to SiC so heat management is other 
critical issue to be kept in mind while using GaN. 
4.3. HARDWARE COMPARISON 
Conducted a practical testing in topology 1 and measured efficiency of the 




device and other with a GaN device. Tables 4.2 and 4.3 shows the results of efficiency 
with Si and a GaN device respectively. 
MOSFET used – (Si based) IPA50R140CP – (550V, 23A, 0.140Ω) (Topology 1)  
Ro = 1600Ω, d = 64.1%, fsw = 50kHz, Vgs = 12V, N=2.1  
 
                             Table 4.2.Efficiency with Si based MOSFET    
Vin (V) Iin (A) Pin (W) Vo (V) Io (A) Po (W) η (%) 
20.27 5.71 115.72 400.7 0.25 100.175 86.55 
 
The Figure 4.3 mentioned below shows the drain to source voltage of the Si based 
switches. Each division is 50V, so the maximum spike level observed for one of the 
switches was 1.95 50 97.5V  .   
 
   
                      Figure 4.3.Voltage of drain to source with Si based MOSFET 
 
MOSFET used - (GaN based) TPH3006PS  – (600V, 17A, 0.150Ω)  





                              Table 4.3.Efficiency with GaN based MOSFET    
Vin (V) Iin (A) Pin (W) Vo (V) Io (A) Po (W) η (%) 
20.27 5.82 117.97 400.2 0.25 100.05 84.81 
 
The Figure 4.4 mentioned below shows the drain to source voltage of the Si based 
switches. Each division is 50V, so the maximum spike level observed for one of the 




                      Figure 4.4.Voltage of drain to source with GaN based MOSFET 
 
The efficiency comparison of the Si to GaN device is compared on the same 
hardware prototype just by changing the MOSFET’s in the circuit and respective gate 
drive circuitry. All other components were exactly same in both the tests for a fair 
comparison. Also, the MOSFETS are selected about the same drain to source breakdown 
voltage. The _DS onR  of a GaN device was more than the Si counterpart. It is found that 
the efficiency with GaN device was less than the Si device which is in coherence of the 





In this thesis, two high gain dc-dc converter topologies proposed previously by 
my colleagues have been analyzed and compared in terms of efficiency, component 
stresses. Prototypes of the converters were built to carry out the practical analysis. Based 
on the theoretical analysis and practical measurements it has been observed that both the 
topologies are almost similar in terms of efficiency. The additional secondary winding in 
coupled inductors of topology 1 which reduces the duty cycle for a particular input 
voltage to obtain an output voltage of 400V has not degraded the efficiency seemed a 
great advantage for topology1. Also, an attempt was made to compare the Si based 
MOSFETs with GaN (Normally Off) based MOSFETS by replacing only the MOSFETs 
in the prototype built. The efficiency with Si MOSFET was better in comparison to GaN 
(Normally Off). This is in coherence of the fact that the silicon NMOS in series with a 
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